View MC100ES6220_281124.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MC100ES6220/D Rev 1, 11/2002
Low Voltage Dual 1:10 Differential ECL/PECL Clock Fanout Buffer
The Motorola MC100ES6220 is a bipolar monolithic differential clock fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6220 supports various applications that require the distribution of precisely aligned differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very low skew outputs and superior digital signal characteristics. Target applications for this clock driver are high performance clock distribution in computing, networking and telecommunication systems.
MC100ES6220
LOW VOLTAGE DUAL 1:10 DIFFERENTIAL ECL/PECL CLOCK FANOUT BUFFER
* * * * * * * *
Features Two independent 1:10 differential clock fanout buffers 130 ps maximum device skew SiGe technology Supports DC to 1GHz operation of clock or data signals ECL/PECL compatible differential clock outputs ECL/PECL compatible differential clock inputs Single 3.3V, -3.3V, 2.5V or -2.5V supply
TB SUFFIX 52-LEAD LQFP PACKAGE EXPOSED PAD CASE 1336A
Standard 52 lead LQFP package with exposed pad for enhanced thermal characteristics * Supports industrial temperature range
* Pin and function compatible to the MC100EP220
Functional Description The MC100ES6220 is designed for low skew clock distribution systems and supports clock frequencies up to 1 GHz. The device consists of two independent clock fanout buffers. The CLKA and CLKB inputs can be driven by ECL or PECL compatible signals. The input signal of each clock buffer is distributed to 10 identical, differential ECL/PECL outputs. If VBB is connected to the CLKA or CLKB input and bypassed to GND by a 10 nF capacitor, the MC100ES6220 can be driven by single-ended ECL/PECL signals utilizing the VBB bias voltage output. In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even if only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts being used on that side should be terminated. The MC100ES6220 can be operated from a single 3.3V or 2.5V supply. As most other ECL compatible devices, the MC100ES6220 supports positive (PECL) and negative (ECL) supplies. The MC100ES6220 is pin and function compatible to the MC100EP220.
(c) Motorola, Inc. 2002
MC100ES6220
QB0 QB0 QB1 QB1 VCC
26 25 24 23 22 21
QA6
QA6
QA7
QA7
QA8
QA8
QA9
Fanout Buffer A
VCC
QA0 QA0 QA1 QA1
VCC
40 41 42 43 44 45 46 47 48 49 50 51 52
39 38 37 36
35 34 33 32 31 30 29 28 27
QA9
QB2 QB2 QB3 QB3 QB4 QB4 QB5 QB5 QB6 QB6 QB7 QB7 VCC
CLKA CLKA QA8 QA8 QA9 QA9 QB0 QB0 QB1 QB1
QA5 QA5 QA4 QA4 QA3 QA3 QA2 QA2 QA1 QA1 QA0 VEE VEE
Fanout Buffer B
VCC
MC100ES6220
20 19 18 17 16 15 14
CLKB CLKB QB8 QB8 QB9 QB9 VBB Figure 1. MC100ES6220 Logic Diagram
QA0
1
2
3
4
5
6
7
8
9
10
11
12 13
VCC
VCC
CLKA
CLKA
CLKB
CLKB
QB9
QB9
QB8
Figure 2. 52-Lead Package Pinout (Top View)
Table 1. Pin configuration
Pin CLKA, CLKA CLKB, CLKB QA[0-9], QA[0-9] QB[0-9], QB[0-9] VEEa VCC VBB a. I/O Input Input Output Output Supply Supply Output DC Type ECL/PECL ECL/PECL ECL/PECL ECL/PECL Function Differential reference clock signal input for fanout buffer A Differential reference clock signal input for fanout buffer B Differential clock outputs of fanout buffer A Differential clock outputs of fanout buffer B Negative power supply Positive power supply. All VCC pins must be connected to the positive power supply for correct DC and AC operation. Reference voltage output for single ended ECL or PECL operation
In ECL mode (negative power supply mode), VEE is either -3.3V or -2.5V and VCC is connected to GND (0V). In PECL mode (positive power supply mode), VEE is connected to GND (0V) and VCC is either +3.3V or +2.5V. In both modes, the input and output levels are referenced to the most positive supply (VCC).
Table 2. Absolute Maximum Ratingsa
Symbol VCC VIN VOUT IIN IOUT TS TFUNC a. Supply Voltage DC Input Voltage DC Output Voltage DC Input Current DC Output Current Storage temperature Functional temperature range -65 TA = -40 Characteristics Min -0.3 -0.3 -0.3 Max 3.6 VCC + 0.3 VCC + 0.3 20 50 125 TJ = +110 Unit V V V mA mA C C Condition
Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.
MOTOROLA
2
TIMING SOLUTIONS
QB8
VEE
VBB
VEE
MC100ES6220
Table 3. General Specifications
Symbol VTT MM HBM CDM LU CIN JA ,JC JB TJ a. b. Characteristics Output termination voltage ESD Protection (Machine model) ESD Protection (Human body model) ESD Protection (Charged device model Latch-up immunity Input Capacitance Thermal resistance (junction-to-ambient, junction-to-board, junction-to-case) Operating junction temperatureb (continuous operation) MTBF = 9.1 years 175 2000 TBD 200 4.0 See Table 8, Thermal Resistance, on page 7 0 110 Min Typ VCC - 2a Max Unit V V V V mA pF C/W Inputs Condition
C
Output termination voltage VTT = 0V for VCC = 2.5V operation is supported but the power consumption of the device will increase. Operating junction temperature impacts device life time. Maximum continuous operating junction temperature should be selected according to the application life time requirements (See application note AN1545 for more information). The device AC and DC parameters are specified up to 110C junction temperature allowing the MC100ES6220 to be used in applications requiring industrial temperature range. It is recommended that users of the MC100ES6220 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application.
Table 4. PECL DC Characteristics (VCC = 2.5V 5% or VCC = 3.3V 5%, VEE = GND, TJ = 0C to +110C)
Symbol Characteristics Min Typ Max Unit Condition Clock input pair CLKA, CLKA, CLKB, CLKB (PECL differential signals) VPP VCMR IIN Differential input voltagea Differential cross point voltageb Input Currenta 0.1 1.0 1.3 VCC - 0.3 150 V V A Differential operation Differential operation VIN = VIL or VIN = VIH
Clock inputs (PECL single ended signals) VIH VIL IIN Input Voltage High Input Voltage Low Input Currentc VCC-1.165 VCC-1.810 VCC-0.880 VCC-1.475 150 V V A VIN = VIL or VIN = VIH IOH = -30 mAd IOL = -5 mAd
PECL clock outputs (QA0-A9, QA0-A9, QB0-B9, QB0-B9) VOH VOL IEEe Output High Voltage Output Low Voltage VCC-1.1 VCC-1.9 VCC-1.005 VCC-1.705 VCC-0.7 VCC-1.4 V V
Supply current and VBB Maximum Quiescent Supply Current without output termination current 80 130 mA VEE pins
a. b. c. d. e.
VBB Output reference voltage VCC - 1.42 VCC - 1.20 V IBB = 0.3 mA VPP (DC) is the minimum differential input voltage swing required to maintain device functionality. VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR (DC) range and the input swing lies within the VPP (DC) specification. Input have internal pullup/pulldown resistors which affect the input current. Termination 50 to VTT. ICC calculation: ICC = (number of differential output used) x (IOH + IOL) + IEE ICC = (number of differential output used) x (VOH - VTT )/Rload + (VOL - V TT )/Rload + IEE.
TIMING SOLUTIONS
3
MOTOROLA
MC100ES6220
Table 5. ECL DC Characteristics (VEE = -2.5V 5% or VEE = -3.3V 5%, VCC = GND, TJ = 0C to +110C)
Symbol Characteristics Min Typ Max Unit Condition Clock input pair CLKA, CLKA, CLKB, CLKB (ECL differential signals) VPP VCMR IIN Differential input voltagea Differential cross point voltageb Input Currenta 0.1 VEE + 1.0 1.3 -0.3 150 V V A Differential operation Differential operation VIN = VIL or VIN = VIH
Clock inputs (ECL single ended signals) VIH VIL IIN Input Voltage High Input Voltage Low Input Currentc -1.165 -1.810 -0.880 -1.475 150 V V A VIN = VIL or VIN = VIH IOH = -30 mAd IOL = -5 mAd
ECL clock outputs (QA0-A9, QA0-A9, QB0-B9, QB0-B9) VOH VOL IEEe Output High Voltage Output Low Voltage -1.1 -1.9 -1.005 -1.705 -0.7 -1.4 V V
Supply current and VBB Maximum Quiescent Supply Current without output termination current 80 130 mA VEE pins
a. b. c. d. e.
VBB Output reference voltage -1.42 -1.20 V IBB = 0.3 mA VPP (DC) is the minimum differential input voltage swing required to maintain device functionality. VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR (DC) range and the input swing lies within the VPP (DC) specification. Input have internal pullup/pulldown resistors which affect the input current. Termination 50 to VTT. ICC calculation: ICC = (number of differential output used) x (IOH + IOL) + IEE ICC = (number of differential output used) x (VOH - VTT )/Rload + (VOL - V TT )/Rload + IEE.
MOTOROLA
4
TIMING SOLUTIONS
MC100ES6220
Table 6. AC Characteristics (ECL: VEE = -3.3V 5% or VEE = -2.5V 5%, VCC = GND) or (PECL: VCC = 3.3V 5% or VCC = 2.5V 5%, VEE = GND, TJ = 0C to +110C)a
Symbol Characteristics Differential input voltageb (peak-to-peak) Differential input crosspoint voltagec Input Frequency PECL ECL Min Typ Max Unit Condition Clock input pair CLKA, CLKA, CLKB, CLKB (PECL or ECL differential signals) VPP VCMR fCLK tPD VO(P-P) tsk(O) tsk(PP) tJIT(CC) tSK(P) DCO 0.3 1.1 VEE+1.1 0 1.3 VCC-0.3 -0.3V 1000 V V V MHz Differential
PECL/ECL clock outputs (QA0-A9, QA0-A9, QB0-B9, QB0-B9) Propagation Delay CLKx to Qx0-9 Differential output voltage (peak-to-peak) Output-to-output skew Output-to-output skew (part-to-part) Output cycle-to-cycle jitter Output pulse skewd Output Duty Cycle fREF < 0.1 GHz fREF < 1.0 GHz 49.65 46.5 50 50 285 400 600 60 130 200 TBD 35 50.35 53.5 550 ps mV ps ps ps ps % % DCREF = 50% DCREF = 50% Differential Differential Differential
a. b. c.
d.
tr, tf Output Rise/Fall Time 50 350 ps 20% to 80% AC characteristics apply for parallel output termination of 50 to VTT. VPP (AC) is the minimum differential ECL/PECL input voltage swing required to maintain AC characteristics including tpd and device-to-device skew. VCMR (AC) is the crosspoint of the differential ECL/PECL input signal. Normal AC operation is obtained when the crosspoint is within the VCMR (AC) range and the input swing lies within the VPP (AC) specification. Violation of VCMR (AC) or VPP (AC) impacts the device propagation delay, device and part-to-part skew. Output pulse skew is the absolute difference of the propagation delay times: | tpLH - tpHL |.
Differential Pulse Generator Z = 50W
Z = 50
Z = 50
RT = 50 VTT
DUT MC100ES6220
RT = 50 VTT
Figure 3. MC100ES6220 AC test reference
CLKN CLKN QX QX
VPP = 0.8V
VCMR = VCC - 1.3V
tPD (CLKN to QX)
Figure 4. MC100ES6220 AC reference measurement waveform
TIMING SOLUTIONS
5
MOTOROLA
MC100ES6220
APPLICATIONS INFORMATION
Understanding the junction temperature range of the MC100ES6220 To make the optimum use of high clock frequency and low skew capabilities of the MC100ES6220, the MC100ES6220 is specified, characterized and tested for the junction temperature range of TJ=0C to +110C. Because the exact thermal performance depends on the PCB type, design, thermal management and natural or forced air convection, the junction temperature provides an exact way to correlate the application specific conditions to the published performance data of this datasheet. The correlation of the junction temperature range to the application ambient temperature range and vice versa can be done by calculation: TJ = TA + Rthja Ptot Assuming a thermal resistance (junction to ambient) of 17 C/W (2s2p board, 200 ft/min airflow, see Table 8 on page 7) and a typical power consumption of 1049 mW (all outputs terminated 50 ohms to V TT, V CC =3.3V, frequency independent), the junction temperature of the MC100ES6220 is approximately TA + 18 C, and the minimum ambient temperature in this example case calculates to -18 C (the maximum ambient temperature is 92 C. See Table 7). Exceeding the minimum junction temperature specification of the MC100ES6220 does not have a significant impact on the device functionality. However, the continuous use the MC100ES6220 at high ambient temperatures requires thermal management to not exceed the specified maximum junction temperature. Please see the application note AN1545 for a power consumption calculation guideline. Table 7. Ambient temperature ranges (Ptot = 1049mW)
Rthja (2s2p board) Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min 20 C/W 18 C/W 17 C/W 16 C/W 15 C/W TA, mina -21 C -19 C -18 C -17 C -16 C TA, max 89 C 91 C 92 C 93 C 94 C
Maintaining Lowest Device Skew The MC100ES6220 guarantees low output-to-output bank skew of 100 ps and a part-to-part skew of max. 200 ps. To ensure low skew clock signals in the application, both outputs of any differential output pair need to be terminated identically, even if only one output is used. When fewer than all nine output pairs are used, identical termination of all output pairs within the output bank is recommended. This will reduce the device power consumption while maintaining minimum output skew. Power Supply Bypassing The MC100ES6220 is a mixed analog/digital product. The differential architecture of the MC100ES6220 supports low noise signal operation at high frequencies. In order to maintain its superior signal quality, all VCC pins should be bypassed by high-frequency ceramic capacitors connected to GND. If the spectral frequencies of the internally generated switching noise on the supply pins cross the series resonant point of an individual bypass capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the noise bandwidth.
VCC 33...100 nF 0.1 nF
VCC MC100ES6220
Figure 5. VCC Power Supply Bypass
a. The MC100ES6220 device function is guaranteed from TA=-40 C to TJ=110 C
MOTOROLA
6
TIMING SOLUTIONS
MC100ES6220
APPLICATIONS INFORMATION
Using the thermally enhanced package of the MC100ES6220 The MC100ES6220 uses a thermally enhanced exposed pad (EP) 52 lead LQFP package. The package is molded so that the leadframe is exposed at the surface of the package bottom side. The exposed metal pad will provide the low thermal impedance that supports the power consumption of the MC100ES6220 high-speed bipolar integrated circuit and eases the power management task for the system design. A thermal land pattern on the printed circuit board and thermal vias are recommended in order to take advantage of the enhanced thermal capabilities of the MC100ES6220. Direct soldering of the exposed pad to the thermal land will provide an efficient thermal path. In multilayer board designs, thermal vias thermally connect the exposed pad to internal copper planes. Number of vias, spacing, via diameters and land pattern design depend on the application and the amount of heat to be removed from the package. A nine thermal via array, arranged in a 3 x 3 array and using a 1.2 mm pitch in the center of the thermal land is a requirement for MC100ES6220 applications on multi-layer boards. The recommended thermal land design comprises a 3 x 3 thermal via array as shown in Figure 6 "Recommended thermal land pattern", providing an efficient heat removal path.
all units mm
recommended 3 x 3 thermal via array. Because a large solder mask opening may result in a poor release, the opening should be subdivided as shown in Figure 7 For the nominal package standoff 0.1 mm, a stencil thickness of 5 to 8 mils should be considered.
Thermal via array (3x3), 1.2 mm pitch, 0.3 mm diameter
Figure 7. Recommended solder mask openings For thermal system analysis and junction temperature calculation the thermal resistance parameters of the package is provided: Table 8. Thermal Resistancea
ConvectionLFPM Natural 100 200 400 800 RTHJAb C/W 20 18 17 16 15 RTHJAc C/W 48 47 46 43 41 4e 29f RTHJC C/W RTHJBd C/W
4.8
4.8
Thermal via array (3x3), 1.2 mm pitch, 0.3 mm diameter
Exposed pad land pattern
Figure 6. Recommended thermal land pattern The via diameter is should be approx. 0.3 mm with 1 oz. copper via barrel plating. Solder wicking inside the via resulting in voids during the solder process must be avoided. If the copper plating does not plug the vias, stencil print solder paste onto the printed circuit pad. This will supply enough solder paste to fill those vias and not starve the solder joints. The attachment process for exposed pad package is equivalent to standard surface mount packages. Figure 7 "Recommended solder mask openings" shows a recommend solder mask opening with respect to the
a. Applicable for a 3 x 3 thermal via array b. Junction to ambient, four conductor layer test board (2S2P), per JES51-7 and JESD 51-5 c. Junction to ambient, single layer test board, per JESD51-3 d. Junction to board, four conductor layer test board (2S2P) per JESD 51-8 e. Junction to exposed pad f. Junction to top of package It is recommended that users employ thermal modeling analysis to assist in applying the general recommendations to their particular application. The exposed pad of the MC100ES6220 package does not have an electrical low impedance path to the substrate of the integrated circuit and its terminals. The thermal land should be connected to GND through connection of internal board layers.
TIMING SOLUTIONS
7
I I I IIIIIIIIII IIIIIIII IIII I IIIII II IIIIIIIIII IIIIIIIIII I II II II II II II II II II II II II IIII II II II II II IIII II II II II II IIII II II II I I IIIII II IIII II IIIIIIIII IIIIIIII IIIIIII IIIIIII
0.2 1.0 0.2 4.8 1.0
all units mm
4.8
Exposed pad land pattern
I IIIII IIIIIIIIII IIIIIIIIII I IIIII IIIIIIIIII IIIIIIIIII II II IIII I I II II IIII I I II II I I II II IIII I II II IIII I II IIIIIIII I IIIIIIII I IIIIIIIII IIIIIII IIIIIIII IIIIII
16
MOTOROLA
MC100ES6220
OUTLINE DIMENSIONS
TB SUFFIX PLASTIC LQFP PACKAGE EXPOSED PAD CASE 1336A-01 ISSUE O
4X 4X 13 TIPS
0.2 H A-B D D
PIN 1 INDEX 1 52 40 39
0.2 C A-B D 7 1.5 1.3 0.05 B 10 6 12 5 6 6 4 X 4 VIEW AA 0.20 R 0.08
(0.2) 0 MIN 0.20 R 0.08
0.25
GAUGE PLANE
A
0.20 0.05
0.75 0.45 (1)
7 0
13 14 26
27
X=A, B OR D
5
6 64 10 6 12 4
C L
B B VIEW Y
48X
0.65
H 1.7 MAX
4X
(12 )
VIEW AA
52X
8
(0.3)
BASE METAL
8 J C
SEATING PLANE 52X
0.08
M
0.40 0.22 5 C A-B D
4X
(12 )
J
PLATING
0.20 0.09
4.78 4.58
4.78 4.58
NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994. 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H. 4. DIMENSION TO BE DETERMINED AT SEATING PLANE C. 5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm. 6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH. 7. EXACT SHAPE OF EACH CORNER IS OPTIONAL. 8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
EXPOSED PAD VIEW Y
VIEW J-J
MOTOROLA
8
CCCC EEEE CCCC EEEE CCCC EEEE
0.35 0.20 SECTION B-B
0.1 C
0.16 0.07
8
8
TIMING SOLUTIONS
MC100ES6220
NOTES
TIMING SOLUTIONS
9
MOTOROLA
MC100ES6220
NOTES
MOTOROLA
10
TIMING SOLUTIONS
MC100ES6220
NOTES
TIMING SOLUTIONS
11
MOTOROLA
MC100ES6220
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. MOTOROLA and the logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners.
E Motorola, Inc. 2002.
How to reach us: USA / EUROPE / Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447 JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334 Technical Information Center: 1-800-521-6274 HOME PAGE: http://www.motorola.com/semiconductors/
MOTOROLA
12
MC100ES6220/D TIMING SOLUTIONS

▲Up To Search▲

Price & Availability of MC100ES6220

	To Download MC100ES6220 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .